

TFT-LCD Module SPECIFICATION

Customer: _____
Model Name: VI101GP653
SPEC NO.: _____
Date: 2022.04.02
Version: V02

☒ Preliminary Specification
☐ Final Specification

For Customer's Acceptance

Approved by	Comment

Approved by	Reviewed by	Prepared by
		

[illegible]

Document Revision History

[illegible]

1.0 General Description

1.1 Introduction

VI101GP653

Display mode is a color active matrix thin film transistor (TFT) liquid crystal display (LCD) that uses amorphous silicon TFT as a switching device. This model is composed of a TFT LCD panel and a driving circuit. This TFT LCD has a 10.1(16:10) inch diagonally measured active display area with (800 horizontal by 1280 vertical pixel) resolution.

1.2. Features

10.1inch configuration

Compatible with NTSC & PAL system

Image Reversion: UP/DOWN and LEFT/RIGHT

ROHS design

1.3. General information

Item	Specification	Unit
Outline Dimension	143(H) x 228.60(V) x 2.50(D)	mm
Display area	135.36(H) x 216.58 (V)	mm
Number of Pixel	800RGB (H) x 1280 (V)	pixels
Pixel pitch	0.0564 (H) x 0.1692(V)s	mm
Pixel arrangement	RGB Vertical stripe	
Display mode	Normally Black	
Color Filter Array	RGB vertical stripes	
Backlight	White LED	
Weight	135	g
Electrical Interface	MIPI	

2.0 Optical Characteristics


The optical characteristics are measured under stable conditions at 25°C (Room Temperature) :

Item		Symbol	Conditions	Min.	Typ.	Max.	Unit	Note
Viewing Angle		θ_R	Horizontal (Right) CR = 10 (Left)	-	85	-	degree	1, 6
		θ_L		-	85	-		
		ψ_H	Vertical (Upper) CR = 10 (Lower)	-	85	-		
		ψ_L		-	85	-		
Contrast Ratio		CR		600	800	-		1, 3
Cross talk		%		---	---	4		1, 4
Response Time		T _{RT}	Rising + Falling	-	30	35-	msec	5
Color / Chromaticity Coordinates	Red	R _x	CIE 1931		TBD			With Backlight (customer provide spectrum) (C-light 光源)
		R _y			TBD			
	Green	G _x			TBD			
		G _y			TBD			
	Blue	B _x			TBD			
		B _y			TBD			
	White	W _x		0.26	0.30	0.34		
		W _y		0.28	0.32	0.36		
NTSC		%	-	-	58	-		
Transmittance		%		5.4	6	NA		Pol: 亮面 BLU: C light

Note 1: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting .

Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Note 2: Definition of Average Luminance of White (YL):

Measure the luminance of gray level 63 at 5 points, $YL = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$
 $L(x)$ is corresponding to the luminance of the point X at Figure in Note (1)

Note 3: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

$$\text{Contrast ratio (CR)} = \frac{\text{Brightness on the "White" state}}{\text{Brightness on the "Black" state}}$$

Note 4: Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where


Y_A = Luminance of measured location without gray level 0 pattern (cd/m²)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m²)




Note 5: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.



Note 6. Definition of viewing angle

Viewing angle is the measurement of contrast ratio ≥ 10 , at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (ϕ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.



3. Electrical Characteristic

3.1 Power Specification

Input power specifications are as follows:

The power specification are measured under 25°C and frame frequency under 60Hz

3. Operation Specifications

3.1. Absolute Maximum Ratings

(Note 1)

Item	Symbol	Values		Unit	Remark
		Min.	Max.		
Power voltage	VDDIN	-0.3	5.5	V	
	AVDD	-0.3	6.6	V	
	AVEE	+0.3	-6.6	V	

Note 1: The absolute maximum rating values of this product are not allowed to be exceeded at any times. Should a module be used with any of the absolute maximum ratings exceeded, the characteristics of the module may not be recovered, or in an extreme case, the module may be permanently destroyed.


3.2. Typical Operation Conditions

(GND=0V)


Item	Symbol	Values			Unit	Remark
		Min.	Typ.	Max.		
Power voltage	VDDIN	3.0	3.3	3.6	V	
	AVDD	5.2	5.8	6.0	V	
	AVEE	-6.0	-5.8	-5.2	V	
Input logic high voltage	V _{IH}	0.7VDDIN	-	VDDIN	V	
Input logic low voltage	V _{IL}	0	-	0.3VDDIN	V	

Note 1 : Maximum Measurement Condition : White Pattern at 3.3V driving voltage. (P_{max}=V_{3.3} x I_{white})


Note 2: Measure Condition



3.3 power on/off sequence




Note: t_{ON1} : The space time between VCI/VCIP/AVDD Power On and AVEE Power On.



3.4 MIPI Interface(Mobile Industry Processing Interface)

The Display Serial Interface (DSI) specifies the interface between a host processor and a peripheral. DSI builds on existing MIPI Alliance specifications by adopting pixel formats and command set specified in DPI-2, DBI-2 and DCS standards.

Figure 7.1 shows a simplified DSI interface. DSI sends display data or commands to the peripheral, and can read back status or pixel information from the peripheral. The main difference is that DSI serializes all pixel data, commands, and events that, in traditional or legacy interfaces, are normally conveyed to and from the peripheral on a parallel data bus with additional control signals.



3.4.1 MIPI Signal Timing Characteristics

3.4.1.1 AC Electrical Characteristics

High-Speed Data-Clock Timing

This section specifies the required timings on the high-speed signaling interface independent of the electrical characteristics of the signal. The PHY is a source synchronous interface in the Forward direction. In either the Forward or Reverse signaling modes there shall be only one clock source. In the Reverse direction, Clock is sent in the Forward direction and one of four possible edges is used to launch the data.

The Master side of the Link shall send a differential clock signal to the Slave side to be used for data sampling. This signal shall be a DDR (half-rate) clock and shall have one transition per data bit time. All timing relationships required for correct data sampling are defined relative to the clock transitions. Therefore, implementations may use frequency spreading modulation on the clock to reduce EMI.

The DDR clock signal shall maintain a quadrature phase relationship to the data signal. Data shall be sampled on both the rising and falling edges of the Clock signal. The term “rising edge” means “rising edge of the differential signal, i.e. CLKP – CLKN, and similarly for “falling edge”. Therefore, the period of the Clock signal shall be the sum of two successive instantaneous data bit times.




Figure 11.5: DDR Clock Definition

The same clock source is used to generate the DDR Clock and launch the serial data. Since the Clock and Data signals propagate together over a channel of specified skew, the Clock may be used directly to sample the Data lines in the receiver. Such a system can accommodate large instantaneous variations in UI. The allowed instantaneous UI variation can cause large, instantaneous data rate variations. Therefore, devices shall either accommodate these instantaneous variations with appropriate FIFO logic outside of the PHY or provide an accurate clock source to the Lane Module to eliminate these instantaneous variations.

The UIINST specifications for the Clock signal are summarized in following Table.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
UI instantaneous	UI _{INST}	-	-	12.5	ns	(1), (2), (3), (4), (5), (6)

Note: (1) This value corresponds to a minimum 80 Mbps data rate.

(2) The minimum UI shall not be violated for any single bit period, i.e., any DDR half cycle within a data burst.

(3) Maximum total bit rate is 850Mbps of 1 data lane 24-bit data format/ 630Mbps of 1 data lane 18-bit data format/ 560Mbps of 1 data lane 16-bit data format.

(4) Maximum total bit rate is 1.7Gbps of 2 data lanes 24-bit data format/ 1.27Gbps of 2 data lane 18-bit data format/ 1.13Gbps of 2 data lane 16-bit data format.

(5) Maximum total bit rate is 2Gbps of 3 data lanes 24-bit data format/ 1.5Gbps of 3 data lane 18-bit data format/ 1.33Gbps of 3 data lane 16-bit data format.

(6) Maximum total bit rate is 2Gbps of 4 data lanes 24-bit data format/ 1.5Gbps of 4 data lane 18-bit data format/ 1.33Gbps of 4 data lane 16-bit data format.

Table 11.11: Reverse HS Data Transmission Timing Parameters

The timing relationship of the DDR Clock differential signal to the Data differential signal is shown in Figure 8.13. Data is launched in a quadrature relationship to the clock such that the Clock signal edge may be used directly by the receiver to sample the received data. The transmitter shall ensure that a rising edge of the DDR clock is sent during the first payload bit of a transmission burst such that the first payload bit can be sampled by the receiver on the rising clock edge, the second bit can be sampled on the falling edge, and all following bits can be sampled on alternating rising and falling edges.

All timing values are measured with respect to the actual observed crossing of the Clock differential signal. The effects due to variations in this level are included in the clock to data timing budget.

Receiver input offset and threshold effects shall be accounted as part of the receiver setup and hold parameters.




Figure 11.6: Data to Clock Timing Definitions

Data-Clock Timing Specifications

The Data-Clock timing specifications are shown in Table 13.12. Implementers shall specify a value $U_{INST,MIN}$ that represents the minimum instantaneous UI possible within a High-Speed data transfer for a given implementation. Parameters in Table 13.12 are specified as a part of this value.. The setup and hold times, $T_{SETUP[RX]}$ and $T_{HOLD[RX]}$, respectively, describe the timing relationships between the data and clock signals. $T_{SETUP[RX]}$ is the minimum time that data shall be present before a rising or falling clock edge and $T_{HOLD[RX]}$ is the minimum time that data shall remain in its current state after a rising or falling clock edge. The timing budget specifications for a receiver shall represent the minimum variations observable at the receiver for which the receiver will operate at the maximum specified acceptable bit error rate.

The intent in the timing budget is to leave $0.4 \cdot U_{INST}$, i.e. $\pm 0.2 \cdot U_{INST}$ for degradation contributed by the interconnect.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
Data to Clock Setup Time [RX]	$T_{SETUP[RX]}$	0.15	-	-	UIINST	1
Clock to Data Hold Time [RX]	$T_{HOLD[RX]}$	0.15	-	-	UIINST	1

Note: (1) Total setup and hold window for receiver of $0.3 \cdot U_{INST}$.

Table 11.12: Data to Clock Timing Specifications

Burst Mode Data Transmission




Figure 11.7: High-Speed Data Transmission in Bursts

Parameter	Description	Min	Typ	Max	UNIT
T_{LPX}	Transmitted length of any Low-Power state period	50	-	-	ns
$T_{HS-PREPARE}$	Time that the transmitter drives the Data Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission	$40 + 4 \cdot UI$	-	$85 + 6 \cdot UI$	ns
$T_{HS-PREPARE} + T_{HS-ZERO}$	$T_{HS-PREPARE}$ + time that the transmitter drives the HS-0 state prior to transmitting the Sync sequence.	$145 + 10 \cdot UI$	-	-	ns
$T_{D-TERM-EN}$	Time for the Data Lane receiver to enable the HS line termination.	-	-	$35 + 4 \cdot UI$	ns
$T_{HS-SETTLE}$	Time interval during which the HS receiver shall ignore any Data Lane HS transitions.	$85 + 6 \cdot UI$	-	$145 + 10 \cdot UI$	ns
$T_{HS-TRAIL}$	Time that the transmitter drives the flipped differential state after last payload data bit of a HS transmission burst	$\max(n \cdot 8 \cdot UI, 60 + n \cdot 4 \cdot UI)$	-	-	ns
$T_{HS-EXIT}$	Time that the transmitter drives LP-11 following a HS burst.	100	-	-	ns

The copyright belongs to Toroson. Any unauthorized use is prohibited.




Figure 11.8: Switching the Clock Lane between Clock Transmission and Low-Power Mode

Parameter	Description	Min	Typ	Max	UNIT
$T_{CLK-POST}$	Time that the transmitter continues to send HS clock after the last associated Data Lane has transitioned to LP Mode.	$60 + 52 \cdot UI$	-	-	ns
$T_{CLK-PRE}$	Time that the HS clock shall be driven by the transmitter prior to any associated Data Lane beginning the transition from LP to HS mode.	$8 \cdot UI$	-	-	ns
$T_{CLK-PREPARE}$	Time that the transmitter drives the Clock Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission.	38	-	95	ns
$T_{CLK-PREPARE} + T_{CLK-ZERO}$	$T_{CLK-PREPARE}$ + time that the transmitter drives the HS-0 state prior to starting the Clock.	300	-	-	ns
$T_{CLK-TERM-EN}$	Time for the Clock Lane receiver to enable the HS line termination.	-	-	38	ns
$T_{CLK-TRAIL}$	Time that the transmitter drives the HS-0 state after the last payload clock bit of a HS transmission burst.	60	-	-	ns
$T_{HS-EXIT}$	Time that the transmitter drives LP-11 following a HS burst.	100	-	-	ns

3.4.1.2 Timing for MIPI Characteristics.

Resolution=800x1280 ($T_A=25^\circ\text{C}$, IOVCC=1.8V, VCIP=VCI=VCCH=2.8V)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
HS low pulse width	HS	-	6	18	78	DCK
Horizontal back porch	HBP	-	5	18	78	DCK
Horizontal front porch	HFP	-	5	18	78	DCK
Horizontal blanking period	HBLK	HS+HBP+HFP	16	54 (Note1)	88	DCK
Horizontal active area	HDISP	-	-	800	-	DCK
Pixel Clock	PCLK	-	63.06 (Note2)	67.33 (Note2)	81.51 (Note2)	MHz

Note 1: HS+HBP > 0.5us.

Note 2: Pixel Clock = (HBLK+HDISP) * (VBK+VDISP) * Frame rate, Frame rate=60Hz.

Resolution=800x1280($T_A=25^{\circ}\text{C}$, IOVCC=1.8V, VCIP=2.8V, VCI=2.8V)


Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Vertical low pulse width	VS	-	2	4	200 Note(1)	Line
Vertical front porch	VFP	-	4	20	200	Line
Vertical back porch	VBP	-	2	10	200 Note(1)	Line
Vertical blanking period	VBK	VS+VBP+VFP	8	34	250	Line
Vertical active area	-	VDISP	-	1280	-	Line
Vertical Refresh rate	VRR	-	-	60	-	Hz

Note: (1) The VS and VBP pulse width are related to GIP start pulse and GIP clock pulse timing. The GIP start pulse and GIP clock pulse must be set at corresponding position for LCD normal display.

4. Signal Interface Characteristic

4.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.



5.0 Back-light Unit:

PARAMETER	Sym.	Min.	Typ.	Max.	Unit	Test Condition	Note
LED Current	IF	170	180	185	mA	—	—
LED Voltage	VF	11.2	13.2	13.6	V	I=180mA	—
Luminous Instensity		500	600	-	cd/m ²	I=180mA	—
Life Time		—	20000	—	Hr.	I ≤ 180mA	Note(1) (2)(3)
Color	White						

Note (1) Permanent damage may occur to the LCD module if beyond this specification. Functional operation should be restricted to the conditions described under normal operating conditions.

(2)Ta=25±2℃

(3)Test condition: LED Current 180mA

6.0 Interface Pin Connection

PIN NO	SYMBOL	DESCRIPTION
1	VCOM (NC)	No connect
2	VDDIN	Power Voltage for digital circuit 3.3V/1.8V
3	VDDIN	Power Voltage for digital circuit 3.3V/1.8V
4	GND	Ground
5	Reset (NC)	Global reset pin (NC)
6	NC	No connect
7	GND	Ground
8	MIPI D0-	-0 MIPI differential data input
9	MIPI D0+	+0 MIPI differential data input
10	GND	Ground
11	MIPI D1-	-1 MIPI differential data input
12	MIPI D1+	+1 MIPI differential data input
13	GND	Ground
14	MIPI CLK-	-CLK MIPI differential clock input
15	MIPI CLK+	+CLK MIPI differential clock input
16	GND	Ground
17	MIPI D2-	-2 MIPI differential data input
18	MIPI D2+	+2 MIPI differential data input
19	GND	Ground
20	MIPI D3-	-3 MIPI differential data input
21	MIPI D3+	+3 MIPI differential data input
22	GND	Ground
23	NC	No connect
24	NC	No connect
25	GND	Ground
26	NC	No connect
27	PWMO	PWM Control Signal for LED Driver(IF not used, Please No connect.)
28	NC	No connect
29	NC	No connect
30	GND	Ground
31	VLED-	Power for LED backlight (Cathode)
32	VLED-	Power for LED backlight (Cathode)
33	NC	No connect
34	NC	No connect
35	AVEE -5.5V	
36	NC	No connect
37	NC	No connect
38	AVDD +5.5V	
39	VLED+	Power for LED backlight (Anode)
40	VLED+	Power for LED backlight (Anode)


7.0 Reliability test items

NO	Item	Conditions	Remark
1	High Temperature Storage	Ta=+60℃,48hrs	
2	Low Temperature Storage	Ta=-20℃,48hrs	
3	High Temperature Operation	Ta=+50℃,48hrs	
4	Low Temperature Operation	Ta=-10℃,48hrs	
5	High Temperature and High Humidity (operation)	Ta=+50℃,90%RH,48hrs	

Note: All tests above are practiced at module type.

There is no display function NG issue occurred, All the cosmetic specification is judged before the reliability stress.


8.0 Outline dimension



The copyright belongs to Toroson. Any unauthorized use is prohibited.

9.0 Packing form

21.1 Packing form



10.0 General Precaution

10.1 Use Restriction

This product is not authorized for use in life supporting systems, aircraft navigation control systems, military systems and any other application where performance failure could be life-threatening or otherwise catastrophic.

10.2 Assembly Precaytton

10.2.1 Please use the mounting hole on the module side in installing and do not bending or wrenching LCD in assembling. And please do not drop, bend or twist LCD module in handling.

10.2.2 Please design display housing in accordance with the following guide lines.

10.2.2.1 Housing case must be destined carefully so as not to put stresses on LCD all sides and not to wrench module. The stresses may cause non-uniformity even if there is no non-uniformity statically.

10.2.2.2 Keep sufficient clearance between LCD module back surface and housing when the LCD module is mounted. The clearance in the design is recommended taking into account the tolerance of LCD module thickness and mounting structure height on the housing.

10.2.3 Please do not push or scratch LCD panel surface with any-thing hard. And do not soil LCD panel surface by touching with bare hands. (Polarizer film, surface of LCD panel is easy to be flawed.)

10.2.4 Please do not press any parts on the rear side such as source IC, gate IC, and FPC during handling LCD module. If pressing rear part is unavoidable, handle the LCD module with care not to damage them.

10.2.5 Please wipe out LCD panel surface with absorbent cotton or soft cloth in case of it being soiled.

10.2.6 Please wipe out drops of adhesives like saliva and water on LCD panel surface immediately. They might damage to cause panel surface variation and color change.

10.2.7 Please do not take a LCD module to pieces and reconstruct it. Resolving and reconstructing modules may cause them not to work well.

10.3 Disassembling or Modification

Do not disassemble or modify the module. It may damage sensitive parts inside LCD module, and may cause scratches or dust on the display. HannStar does not warrant the module, if customers disassemble or modify the module.

10.4 Breakage of LCD Panel

10.4.1 If LCD panel is broken and liquid crystal spills out, do not ingest or inhale liquid crystal, and do not contact liquid crystal with skin.

10.4.2 If liquid crystal contacts mouth or eyes, rinse out with water immediately.

10.4.3 If liquid crystal contacts skin or cloths, wash it off immediately with alcohol and rinse thoroughly with water.

10.4.4 Handle carefully with chips of glass that may cause injury, when the glass is broken.

10.5 Absolute Maximum Ratings and Power Protection Circuit

10.5.1 Do not exceed the absolute maximum rating values, such as the supply voltage variation, input voltage variation, variation in parts' parameters, environmental temperature, etc., otherwise LCD module may be damaged.

10.5.2 Please do not leave LCD module in the environment of high humidity and high temperature for a long time.

10.5.3 It's recommended employing protection circuit for power supply.

10.6 Operation

10.6.1 Do not touch, push or rub the polarizer with anything harder than HB pencil lead. Use fingerstalls of soft gloves in order to keep clean display quality, when persons handle the LCD module for incoming inspection or assembly.

10.6.2 When the surface is dusty, please wipe gently with absorbent cotton or other soft material.

10.6.3 Wipe off saliva or water drops as soon as possible. If saliva or water drops contact with polarizer for a long time, they may causes deformation or color fading.

10.6.4 When cleaning the adhesives, please use absorbent cotton wetted with a little petroleum benzine or other adequate solvent.

10.7 Static Electricity

10.7.1 Protection film must remove very slowly from the surface of LCD module to prevent from electrostatic occurrence.

10.7.2 Because LCD module uses CMOS-IC on TFT-LCD panel, it is very weak to electrostatic discharge. Please be careful with electrostatic discharge.

10.7.3 Persons who handle the module should be grounded through adequate methods.

10.8 Disposal

When disposing LCD module, obey the local environmental regulations.

10.9 OTHERS

10.9.1 A strong incident light into LCD panel might cause display characteristics' changing inferior because of polarizer film, color filter, and other materials becoming inferior.

Please do not expose LCD module direct sunlight land strong UV rays.

10.9.2 Please pay attention to a panel side of LCD module not to contact with other materials in preserving it alone.

10.9.3 For the packaging box, please pay attention to the followings:

10.9.3.1 Packaging box and inner case for LCD are designed to protect the LCDs from the damage or scratching during transportation. Please do not open except picking LCDs up from the box.

10.9.3.2 Please do not pile them up more than 6 boxes. (They are not designed so.) And please do not turn over.

10.9.3.3 Please handle packaging box with care not to give them sudden shock and vibrations. And also please do not throw them up.

10.9.3.4 Packing box and inner case for LCDs are made of cardboard. So please pay attention not to get them wet. (Such like keeping them in high humidity or wet place can occur getting them wet.)